

Please type a plus sign (+) inside this box → +

Approved for use through 10/31/99 OMB 0651-0031

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

PTO/SB/08A (10-96)

[illegible]

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Unique citation designation number. <sup>2</sup> See attached Kinds of U.S. Patent Documents. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231.

**DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.**


Please type a plus sign (+) inside this box → ☒

PTO/SB/08A (10-96)

Approved for use through 10/31/99 OMB 0651-0031

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO		Complete if Known	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  (use as many sheets as necessary)		Application Number	10/648,474
		Filing Date	August 27, 2003
		First Named Inventor	Morgenshtein
		Group Art Unit	2819
		Examiner Name	
Sheet	2	Of	2
		Attorney Docket Number	26327
<b>OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS</b>			
Examiner Initials	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
JC		Al-Assadi et al, "Pass-Transistor Logic Design", <i>Int. J. Electronics</i> , 70(4):739-749, 1991	
JC		Chandrakasan et al, "Minimizing Power Consumption in Digital CMOS Circuits", <i>Proc. IEEE</i> , 83(4):498-523, 1995	
JC		Ozdag et al, "High-Speed QDI Asynchronous Pipelines", <i>Proc. 8<sup>th</sup> Int. Symposium on Asynchronous Circuits and Systems</i> , April, 2002, pp. 1-10	
JC		Morgenshtein et al, "Gate-Diffusion Input (GDI) – A Novel Power Efficient Method for Digital Circuits: A Design Methodology", <i>14th Annual IEEE International ASIC/SOC Conference</i> , Sept., 2001, pp. 39-43	
JC		Morgenshtein et al, "Gate-Diffusion Input (GDI): A Power Efficient Method for Digital Combinatorial Circuits", <i>IEEE Trans. VLSD Systems</i> , 10(5):566-581, Oct., 2002	
JC		Morgenshtein et al, "Asynchronous exaggerate Gate-Diffusion Input (GDI) Circuits", <i>ISCAS 2002 IEEE International Symposium on Circuits and Systems</i> , May, 2002, pp. 1-8	
JC		David et al, "An Efficient Implementation of Boolean Functions as Self-Timed Circuits", <i>IEEE Trans. On Computers</i> , 41(1):2-11, 1992	
JC		Alidina et al, "Precomputation-Based Sequential Logic Optimization for Low Power", <i>IEEE Trans. VLSD Systems</i> , 2(4):426-436, 1994	
JC		Zimmerman et al, "Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic", <i>IEEE J. Solid-State Circuits</i> , 32(7):1079-1090, 1997	
JC		Yano et al, "Top-Down Pass-Transistor Logic Design", <i>IEEE J. Solid-State Circuits</i> , 31(6):792-803, 1996	
JC		Chandrakasan et al, "Low-Power CMOS Digital Design", <i>IEEE J. Solid-State Circuits</i> , 27(4):473-484, 1992	
Examiner Signature			Date Considered 2/3/05

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup>. Unique citation designation number. <sup>2</sup>. Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231.

DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.